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Abstract
Hybrid memory systems comprised of dynamic random access
memory (DRAM) and non-volatile memory (NVM) have been
proposed to exploit both the capacity advantage of NVM and the
latency and dynamic energy advantages of DRAM. An important
problem for such systems is how to place data between DRAM and
NVM to improve system performance.
In this paper, we devise the first mechanism, called UBM (page
Utility Based hybrid Memory management), that systematically
estimates the system performance benefit of placing a page in
DRAM versus NVM and uses this estimate to guide data place-
ment. UBM’s estimation method consists of two major compo-
nents. First, it estimates how much an application’s stall time can
be reduced if the accessed page is placed in DRAM. To do this,
UBM comprehensively considers access frequency, row buffer lo-
cality, and memory level parallelism (MLP) to estimate the applica-
tion’s stall time reduction. Second, UBM estimates how much each
application’s stall time reduction contributes to overall system per-
formance. Based on this estimation method, UBM can determine
and place the most critical data in DRAM to directly optimize sys-
tem performance. Experimental results show that UBM improves
system performance by 14% on average (and up to 39%) compared
to the best of three state-of-the-art mechanisms for a large number
of data-intensive workloads from the SPEC CPU2006 and Yahoo
Cloud Serving Benchmark (YCSB) suites.
1. Introduction
Dynamic random access memory (DRAM) has the advantages of
relatively low latency and low dynamic energy, which make it a
popular option for current main memory system designs. How-
ever, it is predicted that DRAM scaling will become increasingly
expensive due to increasing leakage current and manufacturing
reliability issues [1, 19, 31]. Since data-intensive applications,
such as cloud computing and big data workloads, are becoming
widespread, some emerging non-volatile memory (NVM) tech-
nologies (e.g., PCM [14, 15], STT-RAM [13] and ReRAM [16])
have shown promise for future main memory system designs to
meet the increasing memory capacity demands.
NVM cells can be more easily manufactured at smaller feature
sizes than DRAM cells, thereby achieving high density and ca-
pacity [4, 5, 13–16, 29, 31, 35, 39]. However, NVMs incur high
access latency and high dynamic energy consumption, and some
have limited write endurance. In order to address these weaknesses
of NVM, hybrid memory systems comprised of both DRAM and
NVM have been proposed to benefit from the large memory ca-
pacity of NVM, while trying to achieve the low latency and low
dynamic energy consumption of DRAM. A key question arising
from the use of such hybrid memory systems is how to manage
data placement between DRAM and NVM to achieve the best of
both technologies. In this paper, we aim to provide a new com-
prehensive mechanism to optimize overall system performance in
hybrid memory systems.
Most previous proposals on hybrid DRAM-NVM main memory
systems either treat DRAM as a conventional cache [29] or place
data with high access frequency, high write intensity, and/or low
row buffer locality in DRAM [7, 11, 30, 36, 37], while placing
the remaining data in NVM. Since the access latency of NVM is
generally higher than that of DRAM (especially for write requests),
placing the frequently accessed data in DRAM can allow most
accesses to benefit from the short access latency of DRAM and
thus improve system performance.
The common characteristic of these previous proposals is that
they consider at most only a few aspects of data characteristics
when constructing a heuristic to guide data placement, without pro-
viding a comprehensive model for the performance impact of data
placement decisions. These heuristic metrics can correlate with sys-
tem performance, but do not directly capture the system perfor-
mance benefits of placing different data in different devices of the
hybrid memory system. Therefore, these proposals can only indi-
rectly optimize system performance and lead to sub-optimal data
placement decisions. For example, if we consider only access fre-
quency [11] and row buffer locality to guide data placement [36],
we may migrate some data with high access frequency and low row
buffer locality from NVM to DRAM and reduce the latency of ac-
cessing this data. However, it is possible that the memory requests
accessing this data are usually overlapped with other memory re-
quests to NVM from the same application. As a result, reducing
the latency for accessing this data will contribute less to the appli-
cation’s overall stall time reduction, since the concurrent requests
to the other data in NVM may still complete slowly and dominate
the stall time of the processor. Hence, system performance may not
benefit, or may benefit less, from placing data with just high access
frequency and low row buffer locality in DRAM. Therefore, it is
desirable to use a comprehensive performance model to directly es-
timate the performance benefit of placing a piece of data in DRAM
versus NVM, instead of using only a few metrics as incomplete
proxies for performance benefit.
Our goal in this work is to devise a mechanism that directly
estimates the system performance benefit of placing a page in
DRAM (with a new, comprehensive performance model), and uses
this estimate to place the performance-critical data in fast memory
(DRAM) to directly optimize system performance. To this end, we
define the utility of a page as the system performance benefit of
placing the page in DRAM versus NVM, and propose a method to
quantify the utility for each page. Based on this utility metric, we
propose a PageUtilityBased HybridMemory Management mecha-
nism (UBM) to improve the system performance of hybrid memory
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systems. UBM is a hardware mechanism that aims to identify crit-
ical data in the system, and to place this data in DRAM. UBM’s
utility metric consists of two major components. First, it estimates
how much an application’s stall time can actually be reduced if
the accessed page is placed in fast memory (DRAM). To do this,
UBM comprehensively considers the interaction between the ac-
cess frequency, row buffer locality, and memory level parallelism
(MLP) of each page to systematically estimate the application’s
overall stall time reduction. Second, UBM estimates how much
an application’s stall time reduction contributes to overall system
performance (i.e., the sensitivity of system performance to the ap-
plication’s stall time). By combining these two components, UBM
derives the utility of each page accessed by any application, and
uses these utility estimates to drive its page placement decisions.
In this paper, we make four main contributions:
1. We propose the first utility metric to quantify the potential
system performance benefit of placing a page in DRAM versus
NVM for hybrid memory systems. The utility metric represents the
system performance benefit as a function of 1) an application’s stall
time reduction if the accessed page is placed in DRAM, and 2) the
sensitivity of system performance to each application’s stall time.
2. We propose a new performance model that comprehensively
considers the access frequency, row buffer locality, and MLP of a
page to systematically estimate an application’s stall time reduc-
tion from placing the page in DRAM. This is the first work that
considers MLP in addition to access frequency and row buffer lo-
cality, and models the interaction between them, in page placement
decisions.
3. We observe that even when different applications achieve a
similar stall time reduction, the resulting system performance im-
provement may be different, which means that system performance
exhibits different sensitivity to the stall time of different applica-
tions. We propose a new method to estimate how much an applica-
tion’s stall time reduction affects entire system performance, with
the goal of prioritizing those applications that benefit system per-
formance more during page placement.
4. Based on our new performance models (in 2 & 3) and our
new mechanism to estimate them online, we propose the first page
utility based hybrid memory management mechanism, which selec-
tively places pages that are most beneficial to overall system perfor-
mance in DRAM. Our experimental results show that our proposed
mechanism improves system performance by 14% on average (and
up to 39%) compared to the best of three state-of-art mechanisms
that we evaluate (a conventional cache insertion mechanism [29],
an access frequency based mechanism [11, 30], and a row buffer lo-
cality based mechanism [36]) for a large number of data-intensive
workloads from the SPEC CPU2006 and Yahoo Cloud Serving
Benchmark (YCSB) suites.
2. Background
In this section, we introduce the organization and management of
DRAM-NVM hybrid memory systems.
2.1 DRAM-NVM Hybrid Memory System
The baseline hybrid memory system in our study is shown as Figure
1. In this hybrid memory system, DRAM and NVM have separate
channels to communicate with memory controllers. When a mem-
ory request is issued, memory controllers will determine whether
the request should be sent to DRAM or NVM channel (details
are provided afterwards). The organization of each DRAM/NVM
channel is similar to today’s DRAM channel organization. A chan-
nel consists of one or more ranks (omitted in Figure 1). Each rank,
in turn, consists of multiple banks. Each bank can operate in paral-
lel, but all banks on a channel share the address and data bus of the
channel.
Each bank has an internal buffer called the row buffer. When
data is accessed from a bank, the entire row containing the data
is brought into the row buffer. Hence, a subsequent access to data
from the same row can be served from the row buffer and need
not access the array. Such an access is called a row buffer hit. If
a subsequent access is to data in a different row, the contents of
the row buffer need to be written back to the row and the new
row’s contents need to be brought into the row buffer. Such an
access is called a row buffer miss. A row buffer miss incurs a much
higher latency than a row buffer hit. Previous works on DRAM-
NVM memory systems observe that the latency of a row buffer hit
is similar for DRAM and NVM, while the latency of a row buffer
miss is generally much higher in NVM [14, 15, 36].
… 
Memory Controllers 
… … 
Row Buffer Bank DRAM Channel NVM Channel 
DRAM NVM 
Core 1 
Cache 
Core 2 
Cache 
Core N 
Cache 
Figure 1. A typical DRAM-NVM hybrid memory system
An important issue of the hybrid memory system is how to de-
termine whether a request should be sent to DRAM or NVM. To
do this, Qureshi et al. [29] proposed to organize DRAM as a cache
of NVM with a 4 KB block size and implement the associated tag
store on chip. The tag store helps memory controllers to determine
where to send the request. In their design, they need a tag store
consuming 1 MB SRAM for a hybrid memory system with 1 GB
DRAM and 32 GB NVM. A later proposal [20] tried to reduce
the on-chip hardware overhead by storing the tag information in
memory (DRAM), while only leaving the tag information associ-
ated with hot pages on chip. This proposal can significantly reduce
the on-chip SRAM consumption with little performance degrada-
tion.
In our mechanism, we use a similar configuration to these works
[20, 29], and organize DRAM as a 16-way set-associative cache
with LRU replacement policy. We assume all data is initially in
NVM. Then, instead of migrating all accessed data used in [20, 29],
we selectively migrate data from NVM to DRAM. When a page is
determined to migrate, we will first check the tag store associated
with DRAM to determine whether the page will evict other data in
DRAM. If so, we need to first evict the victim data from DRAM to
NVM, and then migrate the page from NVM to DRAM. We imple-
ment a migration buffer in the memory controllers to determine the
status of the transferred data during migration. Each cache block of
the migrating page is assigned two bits in the migration buffer to
determine where the cache block currently resides (i.e., in DRAM,
NVM or the migration buffer). In this manner, we can direct in-
coming memory requests of the migrating page to the right place.
After completing the data movement, corresponding metadata in-
formation in the tag store will be updated. The migration process
between memory devices is fully managed by hardware and trans-
parent to OS.
3. Motivation
When a page is migrated from NVM to DRAM, the latency of row
buffer misses to that page will decrease. By combining a page’s
access frequency with its row buffer locality, we can determine
the total access latency savings for that page [36]. However, par-
allelism within the memory system can prevent a large portion of
these latency savings from translating into performance improve-
ments. Therefore, in order to estimate the true utility of a page,
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we need to 1) estimate the stall time reduction due to the latency
reduction, and 2) estimate how the stall time reduction translates
to system performance improvement (i.e., the sensitivity of overall
system performance to each application’s stall time). In this section,
we first demonstrate that we need to comprehensively consider ac-
cess frequency, row buffer locality, and MLP in order to estimate
the stall time reduction, which was not fully captured in prior met-
rics [7, 11, 30, 36, 37]. Then, we show that system performance
may exhibit different sensitivity to different applications’ stall time.
We take advantage of this heterogenity between different applica-
tions to further optimize the system performance.
3.1 Comprehensively Estimating Stall Time Reduction
At the first order, an application’s stall time reduction depends
on how much the latency for accessing the page can be reduced,
as well as how this latency overlaps with the latencies of other
memory requests from the application. The former can be estimated
by considering access frequency and row buffer locality of the page
(i.e., we can just count the number of row buffer misses to the
page, and then estimate the latency reduction for these memory
requests). The latter depends on the parallelism of the memory
requests from an application (MLP). MLP measures the number
of concurrent outstanding requests from the same application. In
our mechanism, we consider the MLP for each page and check
how many concurrent requests from the same application typically
exist when the page is accessed. If there are many concurrent
requests, the access latency to the page should overlap with the
access latency to other pages, and therefore migrating the page to
DRAM, while it may reduce its access latency, will likely only
result in a limited reduction of the application’s stall time.
request to Page 0 
request to Page 0 
request to Page 1 
request to Page 2 
request to Page 1 
request to Page 2 
t t 
Before migration: 
After migration: 
Stall time saved No stall time saved 
(a) (b) 
Figure 2. Conceptual example showing that MLP of a page influ-
ences its impact on the corresponding application’s stall time.
We can see this effect from the example in Figure 2. Pages 0, 1,
and 2 all have the same number of row buffer miss requests. In our
example, requests to Page 0 are usually not overlapped with other
requests from the same application, while requests to Pages 1 and 2
are usually overlapped. We want to see how much the application’s
stall time will be reduced if we migrate each of them from NVM to
DRAM.
Suppose we migrate Page 0 to DRAM (Figure 2a). As there
is no MLP, the request to Page 0 is likely to be stalling at the
head of the processor reorder buffer (ROB). The requests to Page
0 will complete faster, thereby decreasing the ROB stall time and
being more likely to improve application performance [9, 12, 24].
On the other hand, if we migrate Page 1 to DRAM (Figure 2b),
the requests to Page 1 also complete faster, but the stall time will
not be significantly reduced, because concurrent requests to Page
2 still maintain the original access latency and continue to stall at
the head of ROB. Migrating both Pages 1 and 2 to DRAM will
reduce the stall time, but that stall time reduction is still roughly the
same as that of migrating Page 0, since the access latency to Page 1
and 2 is overlapped. Unfortunately, mechanisms that only consider
row buffer locality and access frequency are unable to distinguish
between these three pages, and would suggest migrating Page 1
despite the migration being unhelpful. Without MLP, we are unable
to build a comprehensive model of this behavior.
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Figure 3. MLP distribution for
the pages in xalancbmk.
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of considering MLP on page
placement.
Figure 3 shows the MLP distribution for the pages in xalancbmk
[10], a representative benchmark. We can see that different pages
within an application may have very different MLP. Other bench-
marks in our evaluation exhibit similar MLP diversity across pages.
Hence, we can take advantage of this diversity to optimize sys-
tem performance. Figure 4 shows the performance impact of con-
sidering MLP on page placement for a typical workload.1 In this
figure, we migrate 64 pages from NVM to DRAM every million
cycles. To select the pages, the mechanism Without MLP only con-
siders access frequency and row buffer locality, and migrates the
pages with the largest number of row buffer miss requests; the With
MLP mechanism comprehensively considers access frequency, row
buffer locality and MLP, and migrates the pages with both a large
number of row buffer miss requests and low MLP (which are ex-
pected to have the greatest direct impact on performance). Exper-
imental results show that incorporating MLP into page placement
decisions improves workload performance by 15%.
In order to quantify the impact of different factors on an applica-
tion’s stall time, we measure the stall time contribution of each page
for every benchmark in our evaluation. Table 1 shows the correla-
tion coefficients between the average stall time per page and these
factors (i.e., access frequency, row buffer locality, MLP, and their
combinations).2 This shows that independently, access frequency,
row buffer locality, and MLP all correlate somewhat with the stall
time. However, this correlation becomes very strong when we com-
prehensively consider all three factors together (correlation coef-
ficient = 0.92). We see that the factors considered in prior work
(access frequency and row buffer locality) [36] do not correlate
nearly as strongly. Therefore, we conclude that access frequency,
row buffer locality, and MLP are all indispensable factors to com-
prehensively model the performance impact of data placement.
AF RBL MLP AF+RBL AF+MLP AF+RBL+MLP
Correlation 0.74 0.59 0.54 0.76 0.86 0.92
Table 1. Absolute Spearman correlation coefficients between the
average stall time per page and different factors (AF: access fre-
quency; RBL: row buffer locality; MLP: memory level parallelism;
the correlation coefficients are between 0 and 1, where 0 = no cor-
relation, and 1 = perfect correlation).
1 This workload consists of soplex, milc, xalancbmk, sphinx3, and astar
from SPEC CPU2006, and Workload A, B, and F from the Yahoo Cloud
Serving Benchmark (YCSB).
2 For each benchmark, we divide all its pages into several bins sorted by the
values of the factors under consideration. We then calculate the average stall
time per page for each bin. We analyze the correlation between the average
stall time and the factors, and obtain the correlation coefficient. We report
the average correlation coefficient over all of our benchmarks.
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3.2 Sensitivity of System Performance to Different
Applications’ Stall Time
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Figure 5. Conceptual example showing that system performance
exhibits different sensitivity to different applications’ stall time
(performance metric: weighted speedup [33]; unfairness metric:
maximum slowdown [2]).
We also observe that system performance may have different
sensitivity to different applications’ stall time. Figure 5 illustrates
this observation. In this example, we use weighted speedup [33]
to characterize system performance. Weighted speedup represents
system performance as the sum of the speedup (the execution
time ratio when the application is running alone to that when it
is running with others) of each application. It reflects the system
throughput and quantifies the number of jobs completed per unit of
time [8].
In Figure 5, we show three applications (A, B, and C) running
together. When these applications run alone, their execution times
Talone are 6, 3, and 3, respectively. When run together, their exe-
cution times will increase due to the interference between applica-
tions. Let’s consider three pages, A’, B’, and C’, respectively be-
longing to applications A, B, and C. Suppose that A’, B’, and C’
are all initially in NVM (Figure 5a). Under this data placement,
the execution time Tshared for all three applications is 10. There-
fore, the system performance is 1.2 and the unfairness is 3.3. If one
of the three pages can be migrated from NVM to DRAM (which
would reduce the stall time of the corresponding application by 1),
we want to see which page, when migrated, would improve system
performance the most. If A’ is migrated to DRAM (Figure 5b), the
execution time of A will decrease by 1, and the system performance
will become 1.267. If B’ or C’ are migrated to DRAM (Figure 5c
only shows the case for B’ since the case for C’ is the same), the
execution time of B or C will decrease by 1 and the system per-
formance will become 1.233. Therefore, the sensitivity of system
performance to the stall time of A, B, and C is 0.067, 0.033, and
0.033, respectively, and migrating A’ improves system performance
the most. (Note that unfairness for the scenarios in Figure 5b and
5c is the same.) This example implies that we can migrate pages
belonging to the application of which stall time more significantly
influences system performance to DRAM to optimize system per-
formance, while still maintaining similar fairness guarantee.
4. Page Utility Based Management (UBM)
In this section, we introduce the proposed page utility based hybrid
memory management mechanism (UBM). The core of UBM is a
utility metric for each page, which quantifies the expected perfor-
mance benefit of migrating the page from NVM to DRAM. The
utility metric estimates the potential stall time reduction due to the
page migration, as well as the sensitivity of system performance
to the application’s stall time, and combines these estimations to
obtain the integrated system performance improvement.
Figure 6 shows an overview of UBM. UBM consists of three
steps: Page Utility Calculation (PUC), Migration Threshold Deter-
mination (MTD), and Migration Decision (MD). Every manage-
ment quantum (1 million cycles in our experiments), when an out-
standing request completes, the PUC will update statistical infor-
mation for the page that was accessed, and will calculate the utility
of that page. This utility will then be compared with the migration
threshold in MD — if it exceeds the threshold, the page will be
migrated to DRAM; otherwise, the page will remain in NVM. At
the end of each management quantum, MTD will adjust the migra-
tion threshold to maximize the system performance, based on the
statistical information collected during the quantum.
UBM is a pure hardware mechanism, and is transparent to the
OS. In this section, an “application” refers to a hardware thread
context.
Page Utility Calculation (PUC) 
Migration Threshold 
Determination (MTD) 
Migration Decision (MD) 
Stall Time Estimation 
Performance Sensitivity 
Estimation 
Figure 6. UBM block diagram.
4.1 Page Utility
We define the utility of a page (U ) as the potential change in system
performance if the page is migrated from NVM to DRAM. As
we mentioned in Section 3, the utility depends on the stall time
reduction of an application, and the system performance sensitivity
to the application. Suppose that one of the pages of Application i
is migrated to DRAM, such that the application stall time will be
reduced by M Stall T imei. The utility of that page can be expressed
as:
U =M Stall T imei × Sensitivityi (1)
We will elaborate on each of these two components in Section 4.1.1
and 4.1.2, respectively.
4.1.1 Estimating Stall Time Reduction
The stall time reduction due to a page migration is dependent on
two factors: (1) the access latency reduction for that page, and (2)
the degree to which the page’s access latency is masked by the
access latency of other requests for the same application.
The degree to which a page’s total access latency is reduced can
be determined using a combination of the access frequency and
row buffer locality. If a page is migrated from NVM to DRAM, the
latency of row buffer misses will decrease, while row buffer hits
will still achieve a similar latency. Therefore, the expected decrease
in access latency is proportional to the total number of row buffer
misses for that page, a function of access frequency and row buffer
locality. We can estimate this decrease as:
M Read Latency = #ReadMiss× (tNVM,read − tDRAM,read)
M Write Latency = #WriteMiss× (tNVM,write − tDRAM,write)
(2)
where #ReadMiss and #WriteMiss are the number of read and
write row buffer misses, respectively, and tDRAM,read, tDRAM,write,
tNVM,read, and tNVM,write are the device-specific read/write laten-
cies incurred on a row buffer miss.
In order to quantify the degree of access latency masking, we
sample the total number of outstanding memory requests for that
same application to model the “overlap effect.” Specifically, we
define the MLP ratio of a page to be the reciprocal of the out-
standing request count.3 Intuitively, if there are fewer outstanding
3 We calculate the MLP ratio separately for reads and writes, to account for
their different behavior in main memory. While reads are often serviced as
soon as possible (as they can fall along the critical path of execution), writes
will be deferred, and eventually drained in batches. This allows us to more
accurately determine the MLP behavior affecting each type of request.
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requests, then there is less memory level parallelism available to
overlap the page’s access latency. As such, we use the reciprocal so
that the MLP ratio represents the fraction of the access latency that
will impact the application’s performance. For a sampling period
t, for an application with Nt outstanding requests, the MLP ratio
MLPRatiot will be:
MLPRatioread,t=
1
Nread,t
MLPRatiowrite,t =
1
Nwrite,t
(3)
Naturally, this MLP ratio will vary throught the quantum, de-
pending on the transient behavior of the application. As a result, we
approximate an average MLP ratio for each page across the entire
quantum. Specifically, we use the number of outstanding requests
to a page as the weight for the page’s MLP ratios at each sam-
pling period, and calculate the weighted average across the whole
quantum to represent the average MLP ratios. Using the page’s ou-
standing requests as the weight can better reflect the average ex-
tent of how the page’s requests are overlapped with other requests
from the application. Suppose at sampling period t, the page has
mread,t read and mwrite,t write outstanding requests, and the cor-
responding application has Nread read and Nwrite write outstand-
ing requests, then further based on Equation (3), we can model the
page’s average MLP ratios during the quantum as:
MLPRatioread=
∑
t
(MLPRatioread,t ×mread,t)∑
t
mread,t
=
∑
t
mread,t
Nread,t∑
t
mread,t
MLPRatiowrite =
∑
t
(MLPRatiowrite,t ×mwrite,t)∑
t
mwrite,t
=
∑
t
mwrite,t
Nwrite,t∑
t
mwrite,t
(4)
We can now combine the latency reduction (Equation (2)) and
the average MLP ratio (Equation (4)) to determine the stall time
reduction for Application i as a result of migrating a particular
page:
M Stall T imei = M Read Latency ×MLPRatioread
+ p× M Write Latency ×MLPRatiowrite
(5)
where p represents the probability that the write requests will ap-
pear on the critical path. Prior work [38] shows that this probabil-
ity is dependent on an application’s write access pattern, and will
generally be larger if the application has a large number of write
requests. For simplicity, we choose to set p = 1, though using an
iterative online approach to determine p [38] may yield better per-
formance since it can enhance the accuracy of the stall time estima-
tion.
Equation (5) shows that the stall time reduction due to a page
migration from NVM to DRAM can be determined by using a
combination of access frequency, row buffer locality, and MLP
for each page. Intuitively, a high access frequency and low row
buffer locality will increase the number of total row buffer misses,
thus enlarging the benefits of moving to DRAM. Likewise, poor
MLP, with fewer concurrent outstanding requests, will increase
the average MLP ratio due to low latency masking, and will also
increase the benefits from migration.
4.1.2 Estimating Sensitivity of System Performance to
Different Applications’ Stall Time
For multiprogrammed workloads, we can use the weighted speedup
metric [33] to characterize system performance. For each applica-
tion, the speedup component of Application i is the ratio of execu-
tion time when running without interference (Talone,i) to that when
running with other applications (Tshared,i):
Performance =
∑
i
Speedupi =
∑
i
Talone,i
Tshared,i
(6)
When Application i migrates a page to DRAM, the speedup of
that application will improve by M t:
Speedup
′
i =
Talone,i
Tshared,i− M t
(7)
Since the stall time reduction due to page migrating is generally
much smaller than the execution time (M t  Talone,i, Tshared,i),
we can perform a Taylor expansion to find the change in speedup:
M Speedupi = Speedup
′
i − Speedupi =
Talone,i M t
(Tshared,i− M t)Tshared,i
≈ Talone,i
Tshared,i
· M t
Tshared,i
= Speedupi ×
M t
Tshared,i
(8)
We defined performance sensitivity in Section 3.2 as the mea-
sure of how an application’s stall time impacts the overall system
performance. We can estimate it using Equation (8):
Sensitivityi =
M Performance
M Stall T imei
=
M Speedupi
M t =
Speedupi
Tshared,i
(9)
We calculate the performance sensitivity using a quantum-based
approach, where the speedup and execution time obtained in the
last quantum are used to estimate performance sensitivity in the
current quantum. We use the fact that our quantum is of con-
stant length to transform the sensitivity estimate into an application
speedup estimate.
Equations (5) and (9) are combined using Equation (1) to give
us the overall utility of migrating the page. Several measurements
are required to obtain this utility calculation, and we will discuss
the implementation details of these mechanisms in Sections 4.3
and 4.4.
4.2 Migration Threshold Determination
In UBM, once an outstanding request completes, we will recalcu-
late the utility of its accessed page, and compare this against a mi-
gration threshold. The page will only be migrated from NVM to
DRAM if the utility exceeds this threshold. A key question is how
to determine this migration threshold.
We choose to use a hill climbing based approach to determine
this threshold dynamically, similar to the policy used by Yoon et
al. [36]. We use the total stall time of all applications in each quan-
tum to reflect the system performance. At the end of each quantum,
the total stall time will be recalculated. We then compare the current
total stall time with the total stall time from the previous quantum,
and determine whether the previous threshold adjustment yielded a
system performance improvement. If the total stall time decreases
in the current quantum (meaning that the threshold adjustment im-
proved system performance), we continue to adjust the threshold
in the same direction. Otherwise, since the previous adjustment de-
graded performance, we move the threshold in the other direction.
4.3 Implementation Details
4.3.1 MLP Ratio Calculation
We need to calculate MLP ratios for each hot page in NVM, as
shown in Equation (4). Therefore, we must maintain four tem-
porary counters for every hot page in the memory controller:
MLPAccread and MLPAccwrite to accumulate the numerator from
Equation (4), and MLPWeightread and MLPWeightwrite to ac-
cumulate the denominator. For every sampling period (30 cycles
in our experiments), we monitor both the outstanding read/write
requests Nread and Nwrite for each application, as well as the out-
standing requests mread and mwrite for each page, and update the
corresponding counters:
MLPAccread ←MLPAccread +
mread
Nread
MLPAccwrite ←MLPAccwrite +
mwrite
Nwrite
MLPWeightread ←MLPWeightread +mread
MLPWeightwrite ←MLPWeightwrite +mwrite
(10)
When all the outstanding requests to a page have completed, the
contents of the page’s temporary counters will be added to its cor-
responding counters in a stat store, and will then be reset. The stat
store is a 32-way set-associative cache with LRU replacement pol-
icy residing in the memory controller. Each stat store entry corre-
sponds to a page, consists of six counters that record the number of
row buffer misses, the sum of weighted MLP ratios (MLPAcc), and
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the sum of weights for the MLP ratios (MLPWeight) for read/write
requests. After an entry’s MLPAcc and MLPWeight counters are
updated, the average MLP ratios for the page will be recalculated
with these new values.
4.3.2 Speedup Estimation
As mentioned in Section 4.1.1, we need to estimate the speedup of
each application in order to determine its sensitivity. We modify a
mechanism from prior work [23], first determining the additional
run time of an application due to contention with other applica-
tions (Texcess), and then using this value to calculate the expected
speedup (speedup = TaloneTshared =
Tshared−Texcess
Tshared
= 1− TexcessTshared ).
In order to estimate Texcess, the method from prior work
systematically considers the interference between applications
arising from bus conflicts, bank conflicts, and row buffer lo-
cality changes, and uses an additional memory request delay
(Tinterferece) caused by the interference from other applications to
represent Texcess [23]. However, applications have the capability to
tolerate some memory request delay, so directly using Tinterference
to model Texcess may overestimate the additional run time. Con-
sidering this effect, we choose to estimate Texcess using not only
Tinterference, but also the total memory request delay (Tdelay) and
the processor stall time (Tstall).
The intuition behind our method is that the processor stall time
is caused by the memory request delay, both from the application
itself and from the interference of others. Therefore, we can model
the additional run time as Texcess = Tstall × TinterferenceTdelay , using
the proportion of interference-caused delay to total delay. After ob-
taining the modified additional run time, we use the same approach
as the original method to estimate the speedup. Over the original
method, our modifications only need to add hardware to measure
the processor stall time (Tstall) and the length of the period when
the application has outstanding memory requests (Tdelay).
4.3.3 Utility Calculation for Shared Pages
For pages shared by multiple applications, we can use separate
entries in the stat store to record the statistical information of the
page with respect to each application. We can use our previous
method to calculate the page utility for each application, and then
add them together to obtain the aggregate utility for the page.
The insight is that the total system performance improvement is
just the sum of the performance improvement of each application.
Therefore, summing up the page utility for each application (i.e., its
performance improvement) should reflect the system performance
improvement.
4.4 Hardware Cost
Table 2 describes the main hardware costs for UBM. The largest
component is the stat store. We use a 2048-entry store (i.e., 32-
way 64-set-associative cache), as it leads to negligible performance
degradation compared with an unlimited stat store. The main hard-
ware cost of UBM is 34.58KB,4 which is 1.7% of L2 cache size.
UBM also requires circuitry to calculate the MLP ratios. For
each hot page in NVM (96 at most; limited by the NVM read
request queue size and write buffer), we need to perform 4 25-
bit additions and 2 fast divisions every 30 cycles (Equation (10)).
We achieve this by pipelining the logic, and making it 3-way
superscalar. We can implement fast division using a 32× 32 ROM
table that contains the precomputed results of the division, since
both the numerator and denominator of the division are limited by
the MSHR size of the last-level cache. As each quotient is 10 bits
wide, the total size of the ROM table will be 1.25KB.
4 This does not include the hardware used to determine whether a page
resides in DRAM or NVM, as it is required by most hybrid memory
management mechanisms, and the implementation of UBM is orthogonal
to the implementation of this structure.
Processor 8 cores, 2.67GHz, 3 wide issue, 128-entry instruction window
L1 cache 32KB per core, 4-way, 64B cache block
L2 cache 256KB per core, 8-way, 32 MSHR entry per core, 64B cache
block
DRAM Memory
Controller
64 bit channel, 64-entry read request queue, 32-entry write buffer,
FR-FCFS scheduling policy [32, 40]
NVM Memory
Controller
64 bit channel, 64-entry read request queue, 32-entry write buffer,
FR-FCFS scheduling policy
DRAM memory
system
512MB, 1 rank (8 banks), 8 KB page size, tCLK=1.875ns,
tCL=15ns, tRCD=15ns, tRP =15ns, tWR=15ns, array read
(write) energy = 1.17 (0.39) pJ/bit, row buffer read (write) energy
= 0.93 (1.02) pJ/bit, standby power = 21 uW/bit
NVM memory
system
16GB, 1 rank (8 banks), 8 KB page size, tCLK=1.875ns,
tCL=15ns, tRCD=67.5ns, tRP =15ns, tWR=180ns, array read
(write) energy = 2.47 (16.82) pJ/bit, row buffer read (write)
energy = 0.93 (1.02) pJ/bit, standby power = 21 uW/bit
Table 3. Baseline system parameters.
4.5 Comparison with Criticality
UBM uses data characteristics and application characteristics to ap-
proximate the actual system performance benefits of placing a page
in DRAM, instead of directly measuring the time that the page’s
load requests stall the processor pipeline to guide data placement
(i.e., load criticality [9]). This is because the latter can often mis-
takenly attribute those stalls caused by writes. Though store instruc-
tions commit in the processor before the memory system completes
the write operations, these writes can still stall processor progress
during a write queue drain. A subsequent load to main memory can
stall until the drain finishes (in this case, migrating the page being
read would have little impact on this stall time). However, since
the writes have already been committed, load criticality is unable
to properly attribute the stall to the store operations (oftentimes in-
correctly attributing the stalling to the load). This would in turn not
migrate the write page, which could be especially costly in NVM
due to its longer write latencies. Unlike criticality, UBM can cor-
rectly attribute the stall time to the write drain (which it observes
directly in the memory controller), and is able to migrate the stall-
inducing write pages to improve system performance.
5. Evaluation Methodology
5.1 System Configuration
We evaluate the proposed UBM mechanism using a cycle-accurate
in-house x86 multicore simulator, whose front end is based on
Pin [17]. The simulator models the memory system in detail. In
this simulator, the page migrations between DRAM and NVM are
modeled as additional read/write memory requests to these memory
devices. The latency for determining whether a page resides in
DRAM or NVM is modeled as 6 cycles. Table 3 summarizes
the major baseline system parameters in our evaluation, including
DRAM and NVM timing and energy parameters [14, 21, 22]. We
also vary the DRAM size and NVM timing parameters for our
sensitivity studies.
Benchmark MPKI Class Benchmark MPKI Class Benchmark MPKI Class
mcf 100.7 I lbm 52.1 I soplex 45.5 I
milc 33.2 I omnetpp 31.9 I xalancbmk 27.4 I
libquantum 26.8 I GemsFDTD 15.2 I sphinx3 13.7 I
leslie3d 12.1 I bzip2 8.93 I zeusmp 7.36 I
astar 4.72 I YCSB A 4.22 I YCSB F 3.68 I
YCSB B 3.63 I tonto 3.42 N YCSB E 3.38 N
YCSB D 3.23 N YCSB C 3.18 N h264 2.40 N
perlbench 1.68 N wrf 0.51 N sjeng 0.49 N
namd 0.26 N bwaves 0.20 N gobmk 0.19 N
gamess 0.10 N povray 0.07 N calculix 0.02 N
Table 4. Characteristics of 30 SPEC CPU2006 and YCSB bench-
marks (I: memory-intensive class; N: non-memory-intensive class).
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Name Purpose Structure (sizes in bits in parenthesis) Size (KB)
Stat Store To track the statistical information of
hot pages
2048 entries. Each entry consists of read row buffer miss count (8), write row
miss count (8), MLPAccread (25), MLPAccwrite (25),
MLPWeightread (15), MLPWeightwrite (15) and page number (36)
33
Counters for outstanding
pages in NVM
To record the update of MLPAcc and
MLPWeight for pages with
outstanding requests
For each hot page in NVM (96 at most), MLPAccread (25),
MLPAccwrite (25), MLPWeightread (15), MLPWeightwrite (15)
and page number (36)
1.36
Speedup Estimation To estimate the speedup of each
application
For each application (8 in experiments), speedup (8), Tstall (20), Tdelay
(20), Tinterference (172) [23]
0.21
Migration Threshold
Determination
To adjust the migration threshold Threshold (8), CurrentTotalStallT ime (23),
PreviousTotalStallT ime (23), PreviousAdjustDirection (1)
0.01
Total 34.58
Table 2. Main hardware cost of UBM.
5.2 Workloads
We use 30 benchmarks chosen from SPEC CPU2006 [10] and the
Yahoo Cloud Serving Benchmark (YCSB) suite [6]. Each bench-
mark was warmed up for 500 million instructions, and then exe-
cuted for another 500 million instructions. The warm-up phase is
long enough to guarantee that the DRAM hit rate reaches relatively
steady state by the end of the phase.5
We classify the benchmarks as memory-intensive or non-
memory-intensive based on their last level cache misses per 1K
instructions (MPKI) when running alone. Table 4 shows the bench-
mark characterizations. In our experiments, a workload is grouped
using 8 benchmarks, and the workload intensity is calculated based
on the proportion of memory-intensive benchmarks to total bench-
marks. For example, a workload has 75% intensity if it consists
of 6 memory-intensive benchmarks and 2 non-memory-intensive
benchmarks. Using this approach, we generate 40 workloads,
which exhibit 0%, 25%, 50%, 75%, or 100% workload intensity.
5.3 Metrics
We use weighted speedup (Wspeedup) [33] as the main metric to
evaluate the system performance. Weighted speedup reflects the
system throughput, and is suitable for system-oriented performance
quantification [8]. We also provide results for harmonic speedup
(Hspeedup) [18], which reflects the average turnaround time, and
is suitable for user-oriented performance quantification [8]. We use
maximum slowdown [2] to evaluate unfairness. These metrics are
shown below.N is the number of cores; IPCalone,i and IPCshared,i
are the system throughput when Application i is running alone and
running with other applications, respectively.
Wspeedup =
N−1∑
i=0
IPCshared,i
IPCalone,i
Hspeedup =
N∑N−1
i=0
IPCalone,i
IPCshared,i
Unfairness = max
(
IPCalone,i
IPCshared,i
)
6. Experimental Results
We evaluate our proposed UBM mechanism over a variety of sys-
tem configurations, ranging over several DRAM sizes and NVM
access latencies. Throughout our evaluation, we compare UBM
against four other mechanisms:
• ALL: a conventional cache insertion mechanism. This mecha-
nism treats DRAM as a cache to NVM, and inserts all data ac-
cessed in NVM into DRAM using the LRU replacement policy.
This is similar to the proposal by Qureshi et al. [29].
5 Note that in steady state, the DRAM may not be full, as some mechanisms
take advantage of the separate NVM memory channel to perform request
load balancing. If the entire working set were placed in DRAM, the extra
contention on the DRAM memory channel may hurt performance so much
that it undoes the benefits of caching, while in the meantime the independent
NVM memory channel remains idle, wasting available bandwidth.
• FREQ: an access frequency based mechanism. This mechanism
migrates pages with high access frequency to DRAM. It is sim-
ilar to two proposals that try to improve the temporal locality in
DRAM and reduce the number of accesses to NVM [11, 30].
• RBLA: a row buffer locality based mechanism [36]. This mech-
anism migrates pages which have experienced a large number
of NVM row buffer misses to DRAM. The intuition is that only
the latency of row buffer miss requests can be reduced when the
page is migrated to DRAM.
• UBM-ST: a stall time reduction based mechanism (also pro-
posed in this paper). This is a simplified version of UBM, with a
utility metric that only considers the stall time reduction but ne-
glects the sensitivity of system performance to the application’s
stall time. UBM-ST will migrate a page from NVM to DRAM
if the estimated stall time reduction is large. This mechanism
can be considered to be a part of UBM, and helps us quantify
the significance of each component of our complete proposed
page utility metric.
6.1 Evaluation for Baseline System Configuration
Figure 7 shows the normalized weighted speedup of these five
mechanisms on the baseline system configuration. We can see that
UBM-ST outperforms the best previous proposal, RBLA, in all
workload categories where the memory intensity is larger than 0.
For the most memory-intensive category, UBM-ST achieves a 7%
average performance improvement over RBLA. UBM-ST not only
considers the latency of each individual request (as FREQ and
RBLA do), but also takes into account the parallelism between
those requests to estimate their individual contribution to the over-
all application’s stall time. Therefore, UBM-ST can reduce stall
time more effectively compared with those prior proposals. Fig-
ure 10 shows the sum of stall time for each workload. From this
figure, we can see that UBM-ST consistently achieves a smaller
application stall time compared with the prior mechanisms in work-
load categories with a non-zero memory intensity. For the most
memory-intensive category, UBM-ST achieves a 8% stall time re-
duction over RBLA. When none of the workloads are memory in-
tensive, UBM-ST performs on par with all prior proposals.
On the top of UBM-ST, UBM also consider the sensitivity
of system performance to the stall time of each application. Fig-
ure 7 shows that UBM improves upon the performance of UBM-ST
for memory-intensive workloads. For the most memory-intensive
workload category, UBM gets a 7% average performance improve-
ment over UBM-ST, and achieves an average performance gain of
14% over RBLA. The maximum performance gain of UBM over
RBLA is up to 39%. For the non-memory-intensive category, UBM
achieves similar performance to UBM-ST. This is because the sen-
sitivity of system performance to the stall time of different applica-
tions depends on the interference between applications. If interfer-
ence between applications is not severe, system performance will
be equally sensitive to the stall time of each application. For the
non-memory-intensive categories, since there are fewer memory
requests to be serviced, the interference between applications is
low enough so that the stall time of each application influences the
7
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Figure 7. Normalized weighted speedup for
baseline configuration.
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Figure 8. Normalized harmonic speedup for
baseline configuration.
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line configuration.
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Figure 10. Total stall time for baseline con-
figuration.
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Figure 12. Total stall time for various
DRAM sizes.
system performance by roughly equal degrees. For the memory-
intensive categories, system performance exhibits diverse sensitiv-
ity to the stall time of each application, and UBM takes advantage
of this diversity to further optimize system performance.
Figure 8 shows the normalized harmonic speedup of these five
mechanisms. We can see that UBM-ST and UBM consistently
outperform prior proposals in all workload categories with a non-
zero memory intensity. For the most memory-intensive workloads,
UBM-ST achieves a 7% average performance gain over RBLA,
while UBM achieves a 14% average performance gain over RBLA.
This also demonstrates that considering both stall time reduction
and sensitivity of system performance to application’s stall time
can improve system performance.
Figure 9 shows the unfairness of these mechanisms on the
baseline system configuration. We can see that both UBM-ST and
UBM achieve equivalent or improved fairness compared with all
prior proposals.
6.2 Evaluation for Various DRAM Sizes
The DRAM size determines the room for performance optimiza-
tion in hybrid memory systems. A large DRAM can allow more
pages to migrate from NVM, offering greater system performance.
However, the DRAM size cannot realistically be too large, since
DRAM is the scaling bottleneck for hybrid memory systems. In this
section, we evaluate each mechanism for DRAM sizes of 256MB,
512MB, 1GB, and 2GB.
Figure 11 shows the weighted speedup of workloads with 100%
memory intensity under various DRAM sizes. We see that the sys-
tem performance increases with DRAM size. This is because a
larger portion of the application working sets can be placed in a
larger DRAM. Under the four evaluated sizes, UBM outperforms
RBLA by 10%, 14%, 13%, and 13%, respectively. Even for a
256MB DRAM, which offers fewer opportunities for optimization,
UBM achieves a weighted speedup of 3.50, which is larger than
RBLA’s weighted speedup of 3.27 for a 2GB DRAM (i.e., UBM
can achieve RBLA’s performance with only an eighth of the RAM).
This implies that by quantifying the performance benefits of each
page and selectively placing critical pages in DRAM, we can en-
able a shrink of the DRAM size without performance degradation,
improving memory system scalability.
Figure 12 shows the sum of the stall times for each workload.
We observe that stall time decreases as DRAM size increases. In
addition, UBM achieves a stall time reduction of 11%, 12%, 12%,
and 12% over RBLA, respectively, under the four DRAM sizes.
6.3 Evaluation for Various NVM Access Latencies
In this section, we vary the NVM access latency to test the sensi-
tivity of our proposed mechanisms. In NVM, row activation time
tRCD and write recovery time tWR are two important timing pa-
rameters that influence the read/write access latency [21]. tRCD
specifies the latency between the row activate and buffer read/write
commands, while tWR specifies the latency between the array write
and precharge commands.
Figure 13 shows the weighted speedup under different NVM
access latency combinations. In this figure, tRCD for NVM is cho-
sen to be 3.0, 4.5, and 6.0 times the DRAM tRCD; tWR for NVM
is chosen as 7, 12, and 17 times the tWR of DRAM. From this
figure, we can see that as tRCD and tWR increase, the system per-
formance gradually decreases. This is because the increased access
latency will increase the processor stall time, and in turn decrease
system throughput. The performance of ALL does not significantly
change. This is because ALL tries to insert the whole working set
into DRAM, which will lead to serious DRAM contention. Un-
like the other mechanisms, this contention, and not the NVM la-
tency, is the bottleneck for ALL. For the other mechanisms, since
they can implicitly perform some form of load balancing between
DRAM and NVM (through the dynamic adjustment of the migra-
tion threshold), their main bottleneck is the latency asymmetry be-
tween DRAM and NVM, and as a result their absolute performance
improves when NVM latency decreases. For our three latency con-
figurations, UBM achieves a weighted speedup of 8%, 14%, and
11%, respectively, over RBLA. Figure 14 shows the sum of the stall
times for each workload. UBM reduces the stall time over RBLA
by 9%, 12%, and 10%, respectively.
6.4 Evaluation for Energy Efficiency
We also study the energy efficiency of these mechanisms on the
baseline DRAM/NVM configuration. Figure 15 shows the energy
efficiency of these mechanisms on workloads with varying mem-
ory intensities. Similar to the RBLA work [36], we use the normal-
8
 2.4
 2.6
 2.8
 3
 3.2
 3.4
 3.6
 3.8
 4
tRCD:x3.0
tWR:x7
tRCD:x4.5
tWR:x12
tRCD:x6.0
tWR:x17
W
ei
gh
te
d 
Sp
ee
du
p
Latency
ALL FREQ RBLA UBM-ST UBM
Figure 13. Weighted speedup for various
NVM access latencies.
 0
 2
 4
 6
 8
 10
 12
 14
 16
 18
tRCD:x3.0
tWR:x7
tRCD:x4.5
tWR:x12
tRCD:x6.0
tWR:x17
To
ta
l S
ta
ll 
Ti
m
e 
(c
yc
le
)
Latency
x10^9
ALL FREQ RBLA UBM-ST UBM
Figure 14. Total stall time for various NVM
access latencies.
 0
 0.2
 0.4
 0.6
 0.8
 1
 1.2
0% 25% 50% 75% 100%N
or
m
al
iz
ed
 P
er
fo
rm
an
ce
 p
er
 W
at
t
Workload Memory Intensity
ALL FREQ RBLA UBM-ST UBM
Figure 15. Energy efficiency for baseline
configurations.
ized performance per watt metric to characterize energy efficiency.
From Figure 15, we can see that ALL generally has the highest en-
ergy efficiency. This is because ALL tends to insert all its working
set into DRAM, resulting in the majority of its memory requests oc-
curing in DRAM. For the other four mechanisms, since they all try
to balance the bandwidth consumption between DRAM and NVM
instead of placing all of the working set into DRAM, their energy
consumption is generally higher. FREQ has lower energy efficiency
compared with RBLA, UBM-ST, and UBM. This is because FREQ
does not consider row buffer locality in its data placement deci-
sions: As mentioned previously, row buffer hit requests consume
similar energy in DRAM and NVM, while row buffer misses con-
sume much higher energy in NVM, making it more energy efficient
to place pages with low row buffer hit rates in DRAM. Figure 15
show that RBLA, UBM-ST, and UBM all achieve similar energy
efficiency, as they all incorporate row buffer locality into their data
placement decisions.
7. Related Work
To our knowledge, we provide the first utility metric for hybrid
DRAM-NVM memory systems that quantifies the system perfor-
mance benefits of placing pages in DRAM. We also provide the first
comprehensive performance model for doing so. The most closely
related work is a set of proposals on data placement in hybrid mem-
ory systems.
We have already compared our proposal (UBM) to three state-
of-the-art mechanisms — a conventional cache insertion mecha-
nism (similar to [29]), an access frequency based mechanism (sim-
ilar to [11, 30]), and a row buffer locality based mechanism [36]
— and have shown that UBM outperforms all of them significantly
(see Section 6.1). In this section, we discuss work in hybrid mem-
ory systems as well as other related work.
7.1 Hybrid DRAM-NVM Memory Systems
Qureshi et al. [29] propose to use DRAM as a conventional cache
for NVM to reduce its access latency.6 Zhang and Li [37] pro-
pose to mitigate the long write latency of NVM by migrating pages
that experience large numbers of write accesses to DRAM. Ramos
et al. [30] propose to rank pages based on their access frequency
and write intensity, and migrate pages with high ranks to DRAM.6
Yoon et al. [36] observe that DRAM and NVM yield similar la-
tency for row buffer hit accesses but different latencies for row
buffer miss accesses, and propose to migrate pages with high ac-
cess frequency and low row buffer locality to DRAM to reduce the
average access latency.6 These prior works only use a few aspects
of memory characterization to construct a heuristic that optimizes
access latency, not overall system performance directly. As previ-
ously pointed out, improving the access latency of individual re-
quests does not necessarily lead to a considerable improvement in
system performance. In order to maximize system performance, it
6 We have compared our proposed mechanism (UBM) with these (or simi-
lar) mechanisms.
is necessary to quantify the performance benefit of placing each
page in DRAM. Dhiman et al. [7] propose a method to overcome
the wear leveling issues of NVM. This method monitors the write
intensity of each page in NVM, and copies the contents of a page
to another location (either in DRAM or NVM) if its write access
count exceeds a threshold. The main goal of this method is to alle-
viate the overheads associated with wear leveling, while the main
target of UBM is to improve system performance. In addition, our
proposed method is complementary with [7], and can be combined
to improve both the system performance and wear leveling.
7.2 Heterogeneous DRAM Memory Systems
Jiang et al. [11] propose to only cache hot pages in an on-chip
DRAM cache, to overcome the off-chip DRAM bandwidth bot-
tleneck.6 Chatterjee et al. [3] observe that the first word of cache
blocks is usually critical to the system performance, and propose to
store these words in fast DRAM. UBM is complementary to these
proposals and can be combined with both. For example, UBM can
additionally store the first words of cache blocks from pages with
high utility in DRAM to improve the system performance. Phadke
and Narayanasamy [26] propose to classify applications as latency-
sensitive, bandwidth-sensitive, or insensitive-to-both based on the
MLP property of applications, and run applications in DRAM with
corresponding characteristics. To estimate MLP, they use an offline
approach to profile applications in the compilation stage, measur-
ing their MPKI and processor stall time, and treat applications with
high MPKI but low stall time as the ones with good MLP proper-
ties. Compared with this method, the MLP estimation approach in
UBM exhibits two major differences: (1) UBM estimates MLP us-
ing an online approach that covers the dynamic events during pro-
gram execution; (2) UBM considers the MLP effects at a page gran-
ularity, and differentiates between pages with diverse MLP proper-
ties within the same application.
7.3 Other Work
Several other works take advantage of the concepts of memory level
parallelism and utility based resource management. For example,
Mutlu et al. [25] propose a memory scheduler which exploits bank
level parallelism and schedules concurrent requests going to dif-
ferent banks in bursts. This work is orthogonal to our technique.
Qureshi et al. [28] propose an on-chip cache replacement policy
that tends to evict cache blocks with larger MLP. The context of this
work is different from ours: it targets on-chip cache replacement,
while our work targets off-chip hybrid memory page placement. As
a result, we face a more complex problem with much larger design
space. For on-chip DRAM caches, retrieving data from the on-chip
cache is clearly preferred over retrieving data from main memory,
due to the off-chip communication latency. If it were possible, those
systems would prefer that all data be kept in the on-chip cache. In
contrast, both our DRAM and NVM are off-chip, with their row
buffer hits having identical access latencies. Since the DRAM and
NVM have separate data channels, our partitioning mechanism also
performs load balancing — as discussed in Section 5.2, some of
our applications never fill the DRAM cache in order to exploit the
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NVM bandwidth. When combined with the fact that NVM writes
are more costly than reads, the decision space for our hybrid mem-
ory becomes much more complex than that of traditional DRAM
caches.
Several utility based mechanisms have also been proposed to
guide cache partitioning. Stone et al. [34] propose an optimal cache
partitioning mechanism that uses marginal utility (i.e., the cache
hit rate gain if an application gains one more block) to determine
which application should receive the next available cache block to
maximize the overall cache hit rate. Qureshi et al. [27] also propose
a utility-based cache partitioning mechanism which can estimate
marginal utility online. All these works are orthogonal to ours.
8. Conclusion
We propose a page utility based hybrid memory management
mechanism (UBM), the first mechanism to quantify the system
performance benefits of placing a page in DRAM versus NVM
for hybrid memory systems. UBM comprehensively considers the
interaction between access frequency, row buffer locality and mem-
ory level parallelism of a page to systematically estimate the stall
time reduction of placing the page in DRAM versus NVM. UBM
also observes that the system performance may exhibit different
sensitivity to the stall time of different applications, and provides
a method to estimate this sensitivity. Based on these new perfor-
mance models, UBM estimates each page’s utility and migrates
pages with high utility to DRAM. Experimental results show that
UBM improves the system performance by 14% on average (and
up to 39%) over the best of three state-of-the-art proposals. We also
evaluate UBM under various DRAM sizes and NVM latencies and
observe similar benefits under a wide variety of configurations. We
conclude that the utility metric and utility based mechanism pro-
posed in this paper enables an effective approach to hybrid memory
management. We also hope the new utility metric introduced in this
paper can be useful in solving other page migration and memory
management problems.
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